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[571 ABSTRACT 
Thc S i c  thyristor has a substrate, an anode, a drift region, a 
gate, and a cathode. The substratc, the anode, the drift 
region, the gate, and the cathode are each preferably formed 
of silicon carbide. The subsKate is formcd of silicon carbide 
having one conductivity type and the anode or the cathode, 
depending on the embodiment, is formed adjacent the sub- 
strate and has the same conductivity typc as thc substrate. A 
drift region of silicon carbide is formed adjacent the anode 
or cathode and has an opposite conductivity type as the 
anode or cathodc. A gate is formed adjacent the drift region 
or the cathode, also depending on the embodiment, and has 
an opposite conductivity type as the drift region or the 
cathode. An anode or cathode, again depending on the 
embodiment, is formed adjacent the gate or drift region and 
has an opposite conductivity type than thc gate. 
V O ~ .  40, NO. 3, Mar. 1993, pp. 645-655. 
NO. 7, J d .  1992, pp. 863-880. 
18 Claims, 3 Drawing Sheets 
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SILICON CARBIDE THYRISTOR 
FIELD OF THE INVENTION 
doping of the drift region decreases. Therefore, thc resis- 
tance of the drift rcgion increases dramatically. Hence, the 
thickness of the drift region should be minimized, and thc 
levcl of doping maximized, for any given rated voltage so as 
to minimize thc specific on-resistancc for the device. 
and several thyristor structures have been developed in an 
attempts to solve the problem included various structurcs of 
the si or GaAs semiconductor material to try to lower the 
on-resistance. These prior attempts, however, were limited 
ductor material itself. For example, the doping level required 
Thc National Aeronautical and Space Administration 5 
tcgic Dcfcnsc Initiative Office (“SDIO’) (administered 
000’4-90-c-0037~ at least partially supported the 
devclopmcnt of this invcntion. The government therefore 
may havc ccrtain rights in this invention. This invention 
formcd in silicon carbide. 
C‘NASX’), L d c r  Contract No. NAS3-26594, and the Stra- The problems with opresistance have been recognized 
though Office Of Research) under ‘Ontract No. attempt to solve the on-resistance problems, These prior 
rdatcs to thyristors, and mOrc p ~ i c u l ~ l Y  10 a thyristor by thc inherent characteristics of the Si or GaAs semicon- 
BACKGROUND OF THE INVENTION to withstand a given voltage in a Si or GaAs thyristor is 15 relativelv low as compared to that required of a higher 
Gcncrally, a thyristor is a bistable power semiconductor breakdown electric field material such as^SiC. AS a result, in 
device that can bc switched from an off-state to an on-state, order to form higher power thyristors in silicon or gallium 
or vice vcrsa. Powcr semiconductor dcvices, such as thyris- arsenide, the doping in the appropriate Podions ofthe device 
tors, high-powcr bipolar junction transistors (“HpBJT’), or must be maintained at relatively low levels. This, in tUm, 
power mctal oxidc semiconductor field effect transistors 2o requires that these portions be physicalIy thicker, which 
(“MOSFE~), arc semiconductor devices capable of con- makes for a generally disadvantageous specific resistance. 
trolling or passing large amounts of current and blocking As a semiconductor material, silicon carbide offers a 
high voltages. Thyristors arc generally known and conven- number of advantageously unique physical and electronic 
tionally havc threc tcrminals: an anode, a cathodc, and a properties. These include its high melting point, high ther- 
gatc. A thyristor is turned on by applying a short current 25 mal conductivity, radiation hardness (particularly to neutron 
pulse across the gatc and the cathode. Oncc the thyristor radiation), wide bandgap, high breakdown electric field, and 
turns on, thc gatc loses its control to turn off the device. The high saturated electron drift velocity. 
turn off is achicvcd by applying a reverse voltagc across the Recently, the common assignee of the present invention 
anode and the cathode. A SPecidfY designed gate tm~-off  has developed various techniques for fabricating semicon- 
thyristor (“GTO’), however, is typically turned off by a 3o ductor devices from Sic, a wide bandgap material, which 
rcvcrsc gatc pulse. The GTO thyristors generally start  on- were previously unknown. Silicon carbide is a less mature 
duction by some trigger input and then behavc as diodes semiconductor material than s i  or G&s because of its 
thercafter. recent development and the performance of semiconductor 
A thyristor is a highly rugged device in terms of transient 35 devices manufactured with less mature material is generally 
currents, di/dt and dv/dt capability. The forward voltage less predictablc. The common assignee of the present inven- 
(V,) drop in convcntional silicon thyristors is about 1.5 V to tion has recently developed several semiconductor devices, 
2 V, and for some higher power dcvices, about 3 V. There- such as P-N Junction Diodes, Power MOSFET’s, JFET’s, 
forc, the thyristor can control or pass largc amounts of blue light emitting diodes, thereby making S i c  a commer- 
currcnt and effectively block high voltages (Le., a voltage 4o cially viable alternative to devices made from Si, GaAs, and 
switch). Although V, determines the on-state power loss of other semiconductor materials. 
the devicc at any given current, the switching power loss Therefore, it is an object of the present invention to 
bccomes a dominating factor affccting the device junction provide an operable thyristor formed in silicon carbide and 
temperature at high operating frequencies. k ~ a u s e  of this, that takes favorable advantage of the electronic character- 
thc maximum switching frequencies possible using conven- 45 istics of silicon carbide. 
tiond thyristors arc limited in comparison with many other 
powcr dcviccs. 
Two of the most critical paramcters for a thyristor are the 
built-in potcntial (which is a characteristic of any given The present invention is a S i c  thyristor capable of han- 
scmiconductor material’s bandgap) and the spccific on- 50 dling higher voltages operable over a wide temperature 
rcsistance (i.c., the resistance of the device in the linear range, and having a low on-resistance. Because of Sic’s 
region whcn thc device i s  turned on). The specific on- physical and electronic characteristics, a thyristor formed in 
resistance, for a thyristor preferably should bc as small as S i c  provides improvement in on-resistance and high tem- 
possible so as to maximize current per unit area for a given perature performance over conventional thyristors formed in 
voltagc applicd to the thyristor. Thc lowcr the specific 55 Si or GaAs. The low specific on-resistance, in turn, increases 
on-rcsistance, the lower the V, drop is for a given current the switching frequency capabilities of the thyristor at high 
rating. The minimum V, for a given semiconductor material temperatures and high voltages. 
is its built-in potential (voltage). Because of the higher doping levels allowed for a given 
Conventional thyristors are manufactured in silicon (Si) voltage in Sic, the S i c  thyristor can have a thinner drift 
or gallium arscnide (GaAs), such as a silicon controlled 60 layer and a much lower on-resistance than Si or GaAs 
rectifier (“SCR’). Thyristors formcd in Si or GaAs, however, thyristors of equivalent size, or much smaller thyristors for 
havc certain performance limitations inherent in the Si or the same on-resistance. The high electric breakdown field, 
GaAs material itsclf, such as the thickness of the drift rcgion. the high saturated electron drift velocity, and the high 
Thc largest contributory factor to specific on-resistance is thermal conductivity offer further physical and electronic 
thc rcsistancc of the thick low-doped drift region of the 65 advantages in S i c  thyristors. The ability to operate at high 
thyristor. As the rated voltage of a thyristor increases, power levels and high temperatures, for example, greatly 
typically thc thickness of the drift region increases and the reduces the weight of space-based elcctronic cooling sys- 
SUMMARY OF THE INVENTION 
5,539,217 
3 
tems required for semiconductor devices, and silicon car- 
bide’s radiation hardness enhances its attractiveness for 
military and defense applications. 
More particularly, the S i c  thyristor of the present inven- 
tion has a substrate, an anode, a drift region, a gate, and a 
cathode. The substrate, the anode, the drift region, the gate, 
and the cathode are each preferably formed of silicon 
carbide having a polytype selected from the group consisting 
of 3C, 2H, 4H, 6H, and 15R. The substrate is formed of 
silicon carbide having one conductivity type and the anode 
or the cathode, depending on the embodiment, is formed 
adjacent the substrate and has the same conductivity type as 
the substrate. A drift region of silicon carbide is formed 
adjacent the anode or cathode and has an opposite conduc- 
tivity type as the anode or cathode. A gate is formed adjacent 
the drift region or the cathode, also depending on the 
embodiment, and has an opposite conductivity type as the 
drift region or the cathode. An anode or cathode, again 
depending on the embodiment, is formed adjacent the gate 
or drift region and has an opposite conductivity type than the 
gate. 
A trench is preferably etched through the cathode or 
anode layer, depending on the embodiment, to the gate layer 
for forming a gate contact with the gate layer. Ohmic 
contacts, preferably aluminum, aluminum-titanium alloy, 
platinum, platinum silicide, or nickel, are made with the 
anode and cathode for forming respective anode and cathode 
contacts. In a first embodiment, the gate contact and the 
cathode contact are formed on common facing surfaces for 
applying current to thc gate and the cathode to thereby turn 
on the thyristor. The gate contact and the cathode contact in 
a second embodiment are formed on opposite facing sur- 
faces for applying current to the gate and the cathode to 
thereby turn on the thyristor. 
These various embodiments, and methods of forming the 
same, provide S ic  thyristors having low specific on-resis- 
tance at high temperature ranges. The improved perfor- 
mance characteristics of the S i c  thyristor provide increased 
switching frequency capabilities of the thyristor at signifi- 
cantly higher temperatures and power levels than those in Si 
or GaAs. 
DESCRIPTION OF THE DRAWINGS 
Some of the features and advantages of the present 
invention having been stated, others will become apparent as 
the description proceeds when taken in conjunction with the 
accompanying drawings, in which: 
FIG. 1 is a schematic partial cross-sectional view of a 
p-n-p-n thyristor formed in silicon carbide according to a 
first embodiment of the present invention; 
FIG. 2A is a graphical plot of collector voltage versus 
collector current at a temperature of 300” Kelvin according 
to a silicon carbide thyristor embodiment of FIG. 1; 
FIG. 2B is a graphical plot of collector voltage versus 
collector current at 623” Kelvin according to a silicon 
carbide thyristor embodiment of FIG. 1; 
FIG. 3 is a schematic partial cross-sectional view of an 
p-n-p-n silicon carbide thyristor according to a second 
embodiment of the present invention; 
FIG. 4 is a schematic partial cross-sectional view of a 
n-p-n-p silicon carbide thyristor according to a third embodi- 
ment of the present invention; and 
FIG. 5 is a photographic view of a mask, at 200 times 
magnification, used to form a silicon carbide thyristor 
according to the first embodiment of the present invention. 
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DETAILED DESCRIPTION OF ILLUSTRATED 
EMBODIMENTS 
The present invention now will be described more fully 
hereinafter with reference to the accompanying drawings in 
which illustrated embodiments of the invention are shown. 
This invention may, however, be embodied in many different 
forms and should not be construed as limited to the embodi- 
ments set forth herein; rather, these embodiments are pro- 
vided so that this disclosure will be thorough and complete, 
and will fully convey the scope of the invention to those 
skilled in the art. Like numbers refer to like elements 
throughout. 
Referring now to the drawings, FIGS. 1,3, and 4 are three 
schematic partial cross-sectional views of three respective 
embodiments of the S i c  thyristor according to the present 
invention. The Sic  thyristor of the present invention has a 
substrate, an anode, a drift region, a gate, and a cathode. The 
substrate, the anode, the drift region, the gate, and the 
cathode are each preferably formed of S i c  having a polytype 
selected from the group consisting of 3C, 2H, 4H, 6H, and 
15R. In the illustrated embodiments, the n t  and n- regions, 
as well as the p t  and p-, are designated ”+” and “-” to 
symbolize different doping levels respectively of the same 
material in a manner well understood to those of ordinary 
skill in this art. The p-type silicon carbide is preferably 
doped with aluminum or boron and the n-type silicon 
carbide is preferably doped with nitrogen or phosphorous. 
In FlGS. 1, 3, and 4, the substrates are all illustrated as 
having an additional layer thereon of the same conductivity 
type; e.g., 11 and 12 in FIG. 1,31 and 32 in FIG. 3, and 46 
and 47 in FIG. 4. These additional layers are often added to 
a substrate in order to gain a region with a somewhat higher 
doping level. Generally speaking, such higher doping levels 
are easier to produce in epitaxial layers than in substrates 
taken from bulk crystals. It will be understood, however, that 
in each of the illustrated and claimed embodiments, a single 
layer which can of course be the substrate, if satisfactorily 
doped, is all that is required. 
In the illustrated embodiments, the substrate is formed of 
S i c  having one conductivity type and the anode or the 
cathode, depending on the embodiment, is formed adjacent 
the substrate and has the same conductivity type as the 
substrate. In the embodiments illustrated in FIGS. 1 and 4, 
a drift region of silicon carbide is formed adjacent the anode 
or cathode and has the opposite conductivity type from the 
anode or cathode. In FIG. 3, a gate is formed between the 
drift region and the cathode (which can be the substrate) and 
has the opposite conductivity type from the drift region and 
the cathode. An anode or cathode, again depending on the 
embodiment, is formed adjacent the gate or drift region and 
has the opposite conductivity type from the gate. These 
embodiments illustrate the thyristor as a generally vertical 
four-layer structure, but other structures such as a horizontal 
configuration may also be used as understood by those 
skilled in the art. 
These various embodiments disclosed herein, and meth- 
ods of forming the same, provide a S i c  thyristor having a 
low specific on-resistance over wide temperature ranges, 
including high temperatures at which Si-based devices 
would thermally fail (“thermal runaway”), or degrade. The 
improved performance characteristics of the S i c  thyristor 
provide increased switching frequency capabilities of the 
thyristor at significantly higher temperatures and power 
levels than those in Si or GaAs. The high electric breakdown 
field, the high saturated electron drift velocity, and the high 
thermal conductivity of S ic  give the device the advantages 
. 
5,539,217 
5 
referred to above. Thc ability to opcrate at high power levels 
and high temperatures, for examplc, greatly rcduces the 
wcight of spacc-based electronic cooling systems required 
for semiconductor devices such as the thyristor according to 
thc present invcntion. 
More particularly, FIG. 1 illustrates a schematic partial 
cross-sectional vicw of a first embodiment of the S i c  
thyristor 10 according to the present invention. A first region 
11 of p-typc silicon dcfincs a substratc and a second region 
12 of silicon carbidc adjacent thc first region 11 and also 
having p-type conductivity defines an anode of the thyristor 
10. A third rcgion 13 of n-type silicon carbidc adjacent the 
second region 12 defines a drift rcgion. A fourth region 14 
of p-type silicon carbide adjacent the third rcgion 13 defines 
a gate of the thyristor 10 and a fifth region 15 of n-type 
silicon carbide adjacent thc fourth region 14 defines a 
cathode of the thyristor. 
In thc embodiment illustrated in FIG. 1, the thyristor 10 
has a p-n-p-n four-layer structurc, thereby forming three p-n 
junctions, on a p+ type silicon carbide substratc 11. It will be 
understood that FIGS. 1,3, and 4 arc schematic, rather than 
scale diagrams. In the S i c  thyristor according to the first 
embodiment, the €our-layer structure is preferably epitaxi- 
ally grown on a p’ 6H-Sic substrate 11. The first epilayer 
grown is a p’ 61-I-Sic layer 12 and forms thc anode of the 
thyristor 10. This anode laycr 12 is then followed by an n- 
6H-SiC drift cpilaycr 13, which sustains the high reverse and 
forward voltage of the thyristor. A thin p-type 6H-SiC 
cpilayer 14 is then grown for forming the gate layer. The 
gatc laycr 14 is followed by a slightly thicker n+ epilayer 15 
for forming the cathode or emitter region. The cathode 15 is 
heavily doped n-type material, and the thicker cathode 15 is 
uscd to reducc or climinate the effects of bandgap narrow- 
ing. 
In an early example of a thyristor according to the present 
invention, the substrate 11 had a resistivity of 0.1-0.2 a-cm, 
and the first cpilaycr 12 had a canicr density of about 8x1 017 
cm-, and a thickness of about 0.4 pm. The drift layer 13 had 
a doping level of about 1 . 5 ~ 1 0 ’ ~  cm-3 and was approxi- 
mately 3.0 pm thick. It will be undcrstood by those familiar 
with thyristors and scmiconductor materials, however, that 
thc doping and thickness of the drift layer are selected purely 
as a function of the voltage desircd or selected. In the present 
example, the thyristor was a 100 V device. Further to this 
example, the gate layer 14 was about 0.6 p thick and doped 
at about 1 .5~10” cm-,. The cathode laycr 15 was more 
heavily doped at about 10” cm-3 and was about 1-2 pm 
thick. 
It will bc further understood by those familiar with 
thyristor structures that one or more of the doped portions 
could be formed by ion implantation. U.S. Pat. No. 5,087, 
576, for which the present assignee is the exclusive licensee, 
provides appropriate tcchniqucs for ion implantation into 
Sic, and is incorporated entirely herein by reference. 
A trench 21 is ctched through the n’ cathode layer 15 to 
the p- type gatc layer 14. The thyristor 10 is fabricated using 
a mesa gcomctry as illustrated. The junctions are passivated 
with thermally grown SiOJ6 by methods such as disclosed 
by thc commonly assigncd patent application Ser. No. 
07/893,642 filed Jun. 5, 1992 for “Method for Obtaining 
High Quality Si0,Passivation on Silicon Carbide Struc- 
tures,” and which is incorporated entirely herein by refer- 
cncc. The trench 21 is formed by reactive ion etching 
(“RIE’) openings into the four-layer p-n-p-n structure down 
to thc p- type gate laycr 14. The etching can be carried out 
as set forth in U.S. Pat. Nos. 4,865,685 and 4,981,551, both 
6 
of which are also incorporated entirely herein by reference. 
Electrical conduction between devices is checked at inter- 
vals during N E  in nitrogen trifluoride (NF,) of the cathode 
layer 15. Thc gate layer 14 has been rcached when back- 
5 to-back p-n or n-p junctions are detected thereby forming the 
trench 21 of the thyristor 10. The outer sidewall mesa 17 is 
then reactive ion etched down to the p+ substrate 11 in order 
to providc mesa termination for the periphery of the device. 
Such termination confines the depletion region spread of the 
IO device when a voltagc is applied to the thyristor. The wafer 
is oxidized (SiO,) to grow the sidewall passivation layer on 
the exposcd surfaces of the thyristor as illustrated. 
A gate contact 19 to the p- type gate layer 14 is deposited 
and patterned within the trench 21 after windows are opened 
15 in the oxide layer 16. Windows are thcn opened in the 
insulating or oxide layer 16 on top of the n’ cathode mesa 
layers 15 where an electrode, Le., ohmic contact, is formed 
for the n+ cathode layer 15 by depositing a metal materid 
such as sintered nickel (Ni) for forming a cathode contact 
20 18. An elecuode, i.e., ohmic contact, is also formed for the 
substrate 11 with a metal material such as sintered aluminum 
(Al) for forming an anode contact 20. The contacts 18, 19, 
2,) are annealed and gold overlays are deposited and pat- 
terned for use in wirebonding. 
As illustrated by FIG. 1, the gate and cathode contacts (19 
and 18 respectively) are on commonly facing surfaces of the 
thyristor 10, and the anode contact 20 is on an opposite 
facing surface. 
In operation, the thyristor 10 is turned on by applying a 
short current pulse across the gate contact 19 (or base 
region) and the cathode contact 18 (or emitter region). This 
current pulse forward biases the anodc-drift and drift-gate 
p-n junctions and causes electrons to diffuse across to the 
35 gate rcgion 14. Once the thyristor 10 turns on, the gate 14 
loses its control to turn off the thyristor 10. The turn off is 
achieved by applying a reverse voltage across the anode 12 
and the cathode 15. The drift layer 13 sustains the high 
revcrse and forward voltage of the thyristor 10 to thereby 
40 control the voltage of the thyristor, Le., switching or passing 
voltages. 
FIG. 2A is a graphical plot of collector voltage versus 
collector current at a temperature of 27” Celsius (C) (300” 
Kelvin (K)) according to a S i c  thyristor 10 embodiment of 
45 FIG. 1. FIG. 2B is a graphical plot of collector voltage 
versus collector current 350” C. (623” K.) according to a S i c  
thyristor 10 embodiment of FIG. 1. As these plots illustrate, 
the thyristors havc forward and reverse breakover voltages 
of 100 volts (V) with no gate current (I,=O). The 100 V limit 
50 was duc to punch-through in the gate layer 14 rather than 
avalanche breakdown. At room temperature, the forward 
breakover voltage may be reduced to 8 V with a trigger 
current of 500 microamps (p4). These values were produced 
in early examples of the invention, and even better perfor- 
5 j  mance is expected for additional devices. 
The specific on-resistance of these devices was 126 
mQ-cm2 at room temperature as shown by FIG. 2A. As the 
temperature was raised, more efficient ionization of the 
aluminum (Al) dopant in the p-type substratc may be 
60 achieved and both the required trigger current and the 
on-resistance reduce dramatically. At 350” C. (as shown by 
FIG. 2B), these devices havc even better operation, with a 
trigger current of 150 pA for an 8 V breakover and a specific 
on-resistance of 11 rna-cm’. The forward and reverse 
65 breakover voltage with I,=O was still higher than 100 V. The 
lower resistance at the higher temperature shows that 
deviccs with p-type substrates work very well at high 
25 
30 
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temperatures, and those with n-type substrates are expected 
to perform much better at room temperature and at high 
temperature in light or the normally higher conductivity of 
n-type material. 
FIG. 5 is a photographic view of a mask having an active 
area of 6 . 7 ~ 1 0 ~  cm-’ (total area 1 .05~10-~  cm-’), at 200 
times magnification, used to form a silicon carbide thyristor 
10 according to the first illustrated embodiment as described 
with rderence to FIGS. 1, 2A, and 2B. Although the mask 
was particularly used to form the S i c  thyristor according to 
the first embodiment, it will be apparent to those skilled in 
the art that other masks and configurations of the thyristor 
according to thc present invcntion are also understood. 
FIG. 3 illustrates a schematic partial cross-sectional view 
of a second embodiment of a S i c  thyristor 30 according to 
the present invention. Essentially, the device of FIG. 3 has 
its structure inverted with respect to FIG. 1 in order to 
incorporate n-type S i c  as the physical substrate of the 
thyristor. A first region 31 of n-type silicon carbidc defines 
a substrate and a second region 32 of silicon carbide adjacent 
the first region and also having n-type conductivity defines 
a cathode of the thyristor 30. A third region 33 of p-type 
silicon carbide adjacent the second region defines a gate of 
the thyristor 30. A fourth region 34 of n-type silicon carbide 
adjacent the third region 33 defines a drift region. A fifth 
region 35 of p-type silicon carbide adjacent the fourth region 
defines an anode of the thyristor 30. 
The embodiment of a S i c  thyristor 30 shown in FIG. 3, 
preferably has an p-n-p-n four-layer structure, or three p-n or 
n-p junctions, on an n-type S i c  substrate. In order to form 
the S i c  thyristor 30 of the second embodiment, an n+ Sic  
layer 32 is epitaxially grown for forming the cathode or 
emitter region of the thyristor 30 on an n+ S i c  substrate 
Since the substrate 31 has the same conductivity type as the 
cathode 32, the effects of bandgap narrowing will be reduced 
and effectively eliminated. A thin p-type S i c  epilayer 33 is 
then grown on the cathode 32 for forming a gate layer. This 
gate layer 33 is then followed by a thicker n- 6H-Sic drift 
epilayer 34 having a selected carrier density and thickness 
chosen to sustain a selected reverse and forward voltage of 
the thyristor 30. A heavily doped p+ S i c  epilayer 35 is then 
grown on the drift layer 34 for forming the anode. 
In another sample thyristor having the structure illustrated 
in FIG. 3, and designed for 200 Volt capacity, the cathode 
layer 32 has a carrier density of about and a 
thickness of about 0.4 pm. The substratc 31 has a resistivity 
in the range of about 0.02-0.04 Cl-cm. The gate layer 33 has 
a carrier density of about 10” cm-3 and a thickness of about 
0.5-0.6 pm. Thc drift layer 34 is somewhat thicker, about 2 
pm, and has a carrier concentration of about 1 . 5 ~ 1 0 ’ ~  ~ m - ~ .  
The anode layer 35 has a carrier density of about 1019 cm-3 
and a thickness of about 0.8 pm. 
A deeper trench 41 than trench 21 of the first embodiment 
is formed by reactive ion etching (“ME’) through the pt 
anode layer 35 n- and drift layer 34 to the p-type gate layer 
33 for establishing a gatc contact 39 with the p-type gate 
layer 33. The gate layer 33 may be determined to have been 
reached during the etching process by electrically measuring 
from the backside or the wafer to the etched laycr so as to 
detect a p-n junction. Ohmic contacts are then made with the 
n’ substrate 31 with sintered Ni for forming a cathode 
contact 41 and with the anode p+ layer 35 with sintered 
aluminum, aluminum-titanium alloy, platinum, or platinum- 
silicide for forming an anode contact 38 in a similar method 
as that described with reference to FIG. 1. The operation of 
the thyristor 30 is also similar to the operation as described 
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with reference to FIG. 1 and the respective cathode, gate, 
drift, and anode layers. 
FIG. 4 illustrates a schematic partial cross-sectional view 
of a third embodiment of the S i c  thyristor 45 according to 
the present invention. This embodiment has the same struc- 
turc as FIG. 1, but with respective opposite conductivity 
type materials. The resulting structure has a physical sub- 
strate formed of n-type S i c  as is generally most preferred. 
This S i c  thyristor embodiment has an n-p-n-p four-layer 
10 structure with three p-n or n-p junctions. A first region 46 of 
n-type silicon carbide defines a substrate and a second 
region 47 of n-type silicon carbide adjacent the first region 
defines a cathode of the thyristor. A third region 48 of p-type 
silicon carbide adjacent the second region defines a drift 
15 region. A fourth region 50 of n-type silicon carbide adjacent 
the third region 48 defines a gate of the thyristor 45 and a 
fifth region 51 of p-type silicon carbide adjacent the fourth 
region 50 defines an anode of the thyristor 45. 
The third embodiment also preferably has an n-p-n-p 
2o four-layer structure on an n-type S i c  substrate 46. In order 
to form the S ic  thyristor 45 of the third embodiment, an n+ 
S i c  layer 47 is epitaxially grown on an n+ S i c  substrate 46 
for forming the cathode of the thyristor 45. A p- S i c  epilayer 
48 is then grown on the cathode for forming a drift region, 
which sustains the high reverse and forward voltage of the 
thyristor 45. This drift layer 48 is then followed by a n-type 
6H-Sic gate epilayer 50. A p+ S i c  epilayer 51 is then grown 
on the gate layer for forming the anode. 
A trench 57 is formed by reactive ion etching down 
through the anode layer 51 to the gate layer 50 for estab- 
lishing a gate contact 55 with the n-type gate layer 50 as 
described above with reference to FIG. 1. Ohmic contacts 
are also made with the n+ substrate 46 for forming a cathode 
35 contact 56 and with the p+ anode layer 51 for forming an 
anode contact 54. The operation of the thyristor 45 is also 
similar to the operation as described with reference to FIG. 
1 and the respective cathode, drift, gate, and anode layers. 
These thyristors 10, 30, 45 of the first, second, and third 
40 embodiments have an interdigitated configuration, as illus- 
trated in FIG. 5, which minimizes the effect of sheet resis- 
tance in the thin gate regions. The cathode is the emitter 
region, but in the first embodiment the cathode is a front side 
contact and in the second embodiment the cathode is a 
45 backside contact. In the third embodiment, the top mesa 
portion is the anode. The interdigitated configurations use 
eight fingers (emitter region for FIG. 1 and collector for 
FIGS. 2 and 3) with nine gate fingers surrounding them. For 
the structure of FIG. 1, the cathode contact is made to the top 
50 n+ layer. The eight fingers are about 5 pm wide and 250 pm 
long with an area of about 3 . 8 ~ 1 0 ~  cm’, and the nine gate 
fingers are about 10 pm wide and 265 pm long. The gate 
contact to cathode mesa distance is about 2.5 pm. The anode 
region is isolated by etching a mesa around the entire device 
55 down to the substrate with an area of about 1.05~10-~ cm’. 
Although RIE may be used for each of the respective 
embodiments of FIGS. 1, 3, and 4, other etching processes 
such as conduction-type selective etching, i t . ,  photoelec- 
trochemical etching, may also be used for etching patterns in 
60 S i c  and for providing conductivity selective etching stops 
(Le., selective etching of n-type material which stops at an 
underlying p- layer or vice versa). For this process, ohmic 
contact is made to the Sic. The S i c  is then patterned leaving 
only the portions desired to be etched exposed. Either 
65 polyamide or black wax may be used as patterning materials. 
A photoresist may also be used for this purpose. The wafer 
is then placed in a Teflon cell, along with a platinum (Pt) 
5 
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countcrclectrodc and a saturated calomel refcrencc elec- 
trodc. Thc cell potential is controlled with a potentiostat. The 
elcctrolytc may be a HFH,O:H,O, solution. Etching of 
n-type matcrial occurs when thc S i c  is exposcd to ultraviolct 
(UV) radiation. Thc light source may be a frequency 5 
doublcd Ar+ laser at 257 nanometers (nm) focused to a 2-3 
pm spot and rastcrcd across the wafer. 
In thc drawings and specification, there has been dis- 
closed illustrated embodiments of the invention and, 
although specific terms arc employed, they arc used in a 10 
gcncric and dcscriptive sensc only and not for the purposes 
of limitation, thc scope of thc invention bcing set forth in the 
following claims. 
That which is claimcd is: 
1. A thyristor capable of operating over a wide tcmpera- 15 
a substrate formed of silicon carbide 
an anode formed of silicon carbide and positioned to 
a gatc positioned to overlic said anode; 
a drift region formcd of silicon carbidc and positioned 
bctween said anode and said gate having a thickness 
lcss than a comparable silicon thyristor and a doping 
lcvcl highcr than a comparable silicon thyristor at a 25 
predctermined operating voltage for providing a thy- 
ristor having a wide temperature range; 
a cathode formed of silicon carbide and positioned to 
overlie said gate; and 
ohmic contacts positioncd on at least said gate and said 30 
cathode. 
2. A thyristor according to claim 1, whcrein said anode, 
gate, and cathode are each formed of silicon carbide having 
turc range, said thyristor comprising: 
20 ovcrlic said substrate; 
a polytypc selected from the group consisting of 3C, 2H, 4H, 
6H. and 15R. 35 
3. A thyristor according to claim 1, wherein said ohmic 
contacts are sclccted from the group consisting of alummi- 
num, aluminum-titanium alloys, platinum, platinum silicide, 
and nickel. 
4. A thyristor according to claim 1, further comprising an 
insulating laycr positioned adjacent said gate and cathode 
for passivating a surfacc between said gate contact and said 
cathode contact. 
5. A thyristor according to claim 4, whercin said insulat- 
ing laycr compriscs silicon dioxide. 
6.  A thyristor having a low on-resistance and capablc of 
opcrating over a widc tempcraturc rangc, said thyristor 
comprising: 
40 
45 
50 a substrate formed of silicon carbide; 
a cathode formed of silicon carbide and positioned to 
overlie said substrate; 
a drift rcgion positioncd to overlie said cathode and 
formed of silicon carbide, said drift region having a 
thickness lcss than a comparable silicon thyristor and a 55 
doping lcvel higher than a comparable silicon thyristor 
at a prcdctermincd opcrating voltage for providing a 
thyristor having a wide temperature rangc; 
217 
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a gate positioned to overlie said drift region and formed 
an anode positioned to overlie said gatc and formcd of 
ohmic contacts positioned on at least said gate and said 
7. A thyristor according to claim 6, whcrein said contacts 
are selected from the group consisting of aluminum, alumi- 
num-titanium alloys, platinum, platinum silicide, and nickel. 
8. A thyristor according to claim 6 and fuaher comprising 
a passivation layer on exposed surfaces of said thyristor. 
9. A thyristor according to claim 8 wherein said passiva- 
tion layer comprises silicon dioxide. 
10. A thyristor having a low on-resistance and capable of 
operating over a wide temperature range, said thyristor 
comprising: 
of silicon carbide; 
silicon carbide, and 
anode. 
a substrate formed of silicon carbide; 
a cathode positioned to overlie said substrate and formed 
of silicon carbide; 
a gate positioned to overlie said substrate and formed of 
silicon carbide; 
a drift region positioned to overlie said gate and formed 
of silicon carbide, said drift region having a thickness 
less than a comparable silicon thyristor and a doping 
level higher than a comparable silicon thyristor at a 
predetermined operating voltage for providing a thy- 
ristor having a wide temperature range; 
an anode positioned to overlie said substrate and formed 
of silicon carbide; and 
ohmic contacts connected to said gate, said cathode, and 
said anode. 
11. A thyristor according to claim 10, wherein said 
contacts are selected from the group consisting of alumi- 
num, aluminum-titanium alloys, platinum, platinum silicide, 
and nickel. 
12. A thyristor according to claim 10 and further com- 
prising a passivation layer on exposed surfaces of said 
thyristor. 
13. A thyristor according to claim 12 wherein said pas- 
sivation layer comprises silicon dioxidc. 
14. A thyristor according to claim 10 wherein said anode 
further comprises p-type silicon carbide. 
15. A thyristor according to claim 10, further comprising 
mesa terminated peripheral edges for confining the depletion 
region of said thryistor when a voltage is applied to said 
thyristor. 
16. A thyristor according to claim 10 whcrein said cathode 
further comprises n-type silicon carbidc. 
17. A thyristor according to claim 10, further comprising 
a trench formcd in said anode, and said drift region for 
forming a gate contact to said gate. 
18. A thyristor according to claim 15 and further com- 
prising a passivation layer on exposed surfaces of said 
thyristor. 
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